

# Crystal Drive Power Measurement

Crystal drive power is the amount of power dissipated in the crystal during oscillation. It is a vector product of the oscillation voltage and current through the crystal. Design engineer must ensure that the drive power does not exceed the maximum power rating of the crystal being used. Overstressing the crystal by excessive power may cause unnoticeable micro damage to the crystal, which may degrade its long term reliability.

Crystal Drive level is somewhat a less important parameter in old days, and often been overlooked. When SMD crystal package becomes smaller and smaller nowadays, this parameter becomes important and must be carefully characterized during circuit design.

The measurement setup for a typical Pierce-gate oscillator is shown in figure 1 to 3. A high frequency current probe is being used to measure the current through the crystal.

The drive power of the crystal can be represented by:

$$\text{Power} = I_d^2 \cdot R_L \quad (1)$$

Since,

$$R_L = R_s \left( 1 + \frac{C_0}{C_L} \right)^2 \quad (2)$$

Put (2) into (1), then,

$$\text{Power} = I_d^2 \cdot R_s \left( 1 + \frac{C_0}{C_L} \right)^2 \quad (3)$$

where,

- $I_d$  = measured rms current through the crystal X1
- $R_s$  = equivalent series resistance of the crystal at series resonance
- $R_L$  = equivalent series resistance of the crystal at load resonance
- $C_0$  = shunt capacitance of the crystal
- $C_L$  = equivalent load capacitance of the oscillator circuit

From the equation (3), it can be seen that the drive power also depends on the crystal parameters  $R_s$ ,  $C_0$  and  $C_L$  as well.


The maximum drive power rating for most SMD crystal nowadays ranges from 100 to 200uW approximately. In any case if the measured drive power exceeds the maximum rating, circuit modification for reducing the power is recommended. There are two typical methods:

- I. By adding a damping resistor  $R_d$  with initial value equals to the reactance of  $C_b$ :


$$R_d = \frac{1}{2 \cdot \pi \cdot F_L \cdot C_b} \quad (4)$$

By iterating the value of  $R_d$  and re-measuring the current  $I_d$ , the drive power could be controlled to an optimum value without exceeding the maximum rating of the crystal.


- II. By reducing  $C_a$  and  $C_b$ :



**Figure 1**



**Figure 2**



**Figure 3**



The equivalent load capacitance (CL) would be reduced with smaller external capacitance Ca and Cb. From equation (2), it can be seen that the RL would be increased conversely, and therefore reducing the current through the crystal.

It should be noted that the drive power, the equivalent load capacitance (CL) and the negative resistance (-R) are interdependent. Whenever one parameter changed the other two would be affected as well.

For more information about negative resistance and load capacitance measurement, please refer to application note ANENG-XTL-0011 and 0012, or consult the crystal manufacturer.